


Pinout view

System view



NVIC Interrupt Table	Enabled	Preemption Priority	\$
Non maskable interrupt	☒	0	0
Hard fault interrupt	☒	0	0
memory management fault	☒	0	0
Prefetch fault, memory access fault	☒	0	0
Undefined instruction or illegal state	☒	0	0
System service call via SWI instruction	☒	0	0

Mode

High Speed Clock (HSE) Crystal/Ceramic Resonator

Low Speed Clock (LSE) Disable

☐ Master Clock Output

Configuration

Search:

Categories: A-Z

- System Core >
- Analog >
- Timers >
 - RTC
 - TIM1
 - TIM2
 - TIM3**
 - TIM4
- Connectivity >
- Computing >
- Middleware and Software Packs >

TIM3 Mode and Configuration

Mode

Slave Mode:

Trigger Source:

☒ Internal Clock

Channel1:

Channel2:

Channel3:

Channel4:

Combined Channels:

☐ XOR activation

☐ One Pulse Mode


Configuration

☒ Parameter Settings ☐ User Constants ☐ NVIC Settings ☐ DMA Settings

Configure the below parameters:

Search:

- Counter Settings
 - Prescaler (PSC - 16 bits value): 7199
 - Counter Mode: Up
 - Counter Period (AutoReload Register - .4999)
 - Internal Clock Division (CKD): No Division
 - auto-reload preload: Disable
- Trigger Output (TRGO) Parameters
 - Master/Slave Mode (MSM bit): Disable (Trigger input effect not delayed)



Mode

I2C I2C



Configuration

